

EL887746444

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

APPLICATION FOR LETTERS PATENT

Secure Video Card Methods and Systems

Inventor(s):
Glenn F. Evans

ATTORNEY'S DOCKET NO. MS1-1024US

2009-10-04 08:50:01

1 **TECHNICAL FIELD**

2 This invention relates to methods and systems for processing video data
3 using video cards.
4

5 **BACKGROUND**

6 Typically, a content author, such as a movie studio or a user publishing
7 content on the web, will publish video content that has restrictions on how users
8 can view it. This content can typically be viewed or rendered on a computer such
9 as a personal computer. A great deal of time, effort and money is spent each year
10 by unscrupulous individuals and organizations trying to steal or otherwise
11 inappropriately obtain such video content.

12 One of the points of attack can be the computer on which such video
13 content is to be viewed or rendered. That is, rogue programs or devices can and
14 often do try to inappropriately obtain video content once it has been received on a
15 computer, such as a personal computer. Among other computer components, this
16 attack can be waged against the video card that processes the video content and/or
17 the bus that transports the video content to and from the video card.

18 Fig. 1 shows an exemplary video (or graphics) card 100 that includes a bus
19 connector 102 that inserts into a port on a typical computer. Video card 100 also
20 includes a monitor connector 104 (e.g. a 15-pin plug) that receives a cable that
21 connects to a monitor. Video card 100 can include a digital video-out socket 106
22 that can be used for sending video images to LCD and flat panel monitors and the
23 like.

24 The modern video card consists of four main components: the graphics
25 processor unit (GPU) 108, the video memory 110, the random access memory

1 digital-to-analog converter (RAMDAC) 112, and the driver software which can be
2 included in the Video BIOS 114.

3 GPU 108 is a dedicated graphics processing chip that controls all aspects of
4 resolution, color depth, and all elements associated with rendering images on the
5 monitor screen. The computer's central processing unit or CPU (not shown) sends
6 a set of drawing instructions and data, which are interpreted by the graphics card's
7 proprietary driver and executed by the card's GPU 108. GPU 108 performs such
8 operations as bitmap transfers and painting, window resizing and repositioning,
9 line drawing, font scaling and polygon drawing. The GPU 108 is designed to
10 handle these tasks in hardware at far greater speeds than the software running on
11 the system's CPU. The GPU then writes the frame data to the frame buffer (or on-
12 board video memory 110). The GPU greatly reduces the workload of the system's
13 CPU.

14 The memory that holds the video image is also referred to as the frame
15 buffer and is usually implemented on the video card itself. In this example, the
16 frame buffer is implemented on the video card in the form of memory 110. Early
17 systems implemented video memory in standard DRAM. However, this requires
18 continual refreshing of the data to prevent it from being lost and cannot be
19 modified during this refresh process. The consequence, particularly at the very
20 fast clock speeds demanded by modern graphics cards, is that performance is
21 badly degraded.

22 An advantage of implementing video memory on the video card itself is
23 that it can be customized for its specific task and, indeed, this has resulted in a
24 proliferation of new memory technologies:
25

- Video RAM (VRAM): a special type of dual-ported DRAM, which can be written to and read from at the same time. It also requires far less frequent refreshing than ordinary DRAM and consequently performs much better;
- Windows RAM (WRAM): as used by the Matrox Millennium card, is also dual-ported and can run slightly faster than conventional VRAM;
- EDO DRAM: which provides a higher bandwidth than DRAM, can be clocked higher than normal DRAM and manages the read/write cycles more efficiently;
- SDRAM: Similar to EDO RAM except the memory and graphics chips run on a common clock used to latch data, allowing SDRAM to run faster than regular EDO RAM;
- SGRAM: Same as SDRAM but also supports block writes and write-per-bit, which yield better performance on graphics chips that support these enhanced features; and
- DRDRAM: Direct RDRAM is a totally new, general-purpose memory architecture which promises a 20-fold performance improvement over conventional DRAM.

Some designs integrate the graphics circuitry into the motherboard itself and use a portion of the system's RAM for the frame buffer. This is called “unified memory architecture” and is used for reasons of cost reduction only and can lead to inferior graphics performance.

1 The information in the video memory frame buffer is an image of what
2 appears on the screen, stored as a digital bitmap. But while the video memory
3 contains digital information its output medium -- the monitor -- may use analog
4 signals. The analog signals require more than just an "on" or "off" signal, as it is
5 used to determine where, when and with what intensity the electron guns should
6 be fired as they scan across and down the front of the monitor. This is where
7 RAMDAC 112 comes into play as described below. Some RAMDACs also
8 support digital video interface (DVI) outputs for digital displays such as LCD
9 monitors. In such configurations, the RAMDAC converts the internal digital
10 representation into a form understandable by the digital display.

11 The RAMDAC plays the roll of a "display converter" since it converts the
12 internal digital data into a form that is understood by the display.

13 Even though the total amount of video memory installed on the video card
14 may not be needed for a particular resolution, the extra memory is often used for
15 caching information for the GPU 108. For example, the caching of commonly
16 used graphical items - such as text fonts and icons or images- avoids the need for
17 the graphics subsystem to load these each time a new letter is written or an icon is
18 moved and thereby improves performance. Cached images can be used to queue
19 up sequences of images to be presented by the GPU, thereby freeing up the CPU
20 to perform other tasks.

21 Many times per second, RAMDAC 112 reads the contents of the video
22 memory, converts it into a signal, and sends it over the video cable to the monitor.
23 For analog displays, there is typically one Digital-to-Analog Converter (DAC) for
24 each of the three primary colors the CRT uses to create a complete spectrum of
25 colors. For digital displays, the RAMDAC outputs a single RGB data stream to be

1 interpreted and displayed by the output device. The intended result is the right
2 mix needed to create the color of a single pixel. The rate at which RAMDAC 112
3 can convert the information, and the design of GPU 108 itself, dictates the range
4 of refresh rates that the graphics card can support. The RAMDAC 112 also
5 dictates the number of colors available in a given resolution, depending on its
6 internal architecture.

7 The bus connector 102 can support one or more busses that are used to
8 connect with the video card. For example, an Accelerated Graphics Port (AGP)
9 bus can enable the video card to directly access system memory. Direct memory
10 access helps to make the peak bandwidth many times higher than the Peripheral
11 Component Interconnect (PCI) bus. This can allow the system's CPU to do other
12 tasks while the GPU on the video card accesses system memory.

13 During operation, the data contained in the on-board video memory can be
14 provided into the computer's system memory and can be managed as if it were
15 part of the system's memory. This includes such things as virtual memory
16 management techniques that the computer's memory manage employs. Further,
17 when the data contained in the system's memory is needed for a graphics
18 operation on the video card, the data can be sent over a bus (such as a PCI or AGP
19 bus) to the video card and stored in the on-board video memory 110. There, the
20 data can be accessed and manipulated by GPU 108 as described above.

21 When the data is transferred from the system memory to the video memory
22 on the video card and vice versa, it is possible for PCI devices connected to the
23 PCI bus to "listen" to the data as it is transferred. The PCI bus also makes the
24 video memory "visible" to the rest of the system, as if it existed like system
25 memory. As a result, it is possible for a PCI device to acquire the PCI bus and

1 simply copy the contents of the video memory to another device. If the PCI
2 device is synchronized with the incoming video, it could potentially capture all of
3 the content.

4 There are two previous options to protect the content once it is in the video
5 memory on the video card.

6 First, the video memory can remain accessible but the content is stored in a
7 protected, encrypted form so that it is unreadable to rogue devices and
8 applications. While this prevents the data from being read, it also requires that the
9 data be continually maintained in an encrypted form. If the video card (i.e. the
10 GPU) wishes to process the data, it must atomically decrypt on read, process and
11 re-encrypt on every write back to the video memory. For video data, the
12 decompressed data could require more than 300 mb per second just to display.
13 Accordingly, the encryptor/decryptor would have to operate at these high data
14 rates. Typically, several video streams will be processed into a single output
15 stream. For example, picture-in-picture (PIP) or a multi-channel display would
16 blend eight channels into a single display. This would require eight simultaneous
17 decryptors and one encryptor running at 300 mb per second (a total of around 2.4
18 gigabytes per second). Thus, this approach is not very desirable due to the high
19 computation requirements.

20 Second, the content or data in the video memory can simply be made
21 inaccessible. This is typically not possible due to the design of the PCI and AGP
22 buses, since the video memory is mapped into physical memory (i.e. it appears as
23 if it is regular system memory). The video memory is thus accessible to any PCI
24 device which can then acquire the PCI bus and perform the data transfer without
25 the knowledge of the CPU. Thus, this approach is not very desirable since the

1 memory controller (or GPU) cannot reliably determine who is accessing the
2 memory.

3 Accordingly, this invention arose out of concerns associated with providing
4 secure video processing systems and methods.

5 6 SUMMARY

7 Methods and systems for protecting data that is intended for use and
8 processed on video or graphics cards are described. In various embodiments, data
9 that is intended for use by a video card can be selectively encrypted such that
10 anytime the data is provided onto a bus (e.g. a PCI or AGP bus) between the video
11 card and the computer system, the data is encrypted. For example, when data is
12 moved from memory on the video card to the system's memory (e.g. when it is
13 mapped to the system's physical memory) and vice versa, the data is in encrypted
14 form and thus protected.

15 When the encrypted data is transferred from the system's memory to the
16 video card for processing by a graphics processor unit (GPU) on the video card, it
17 can be decrypted and placed into protected memory on the video card.

18 In one embodiment, the video card has portions of memory that are
19 protected. Encryption/decryption key pairs are associated with each protected
20 memory portion. When encrypted data is received onto the video card, the data is
21 automatically decrypted with a decryption key associated with a protected memory
22 portion into which the decrypted data is written. The GPU can then freely operate
23 upon the decrypted data. If the data is to be moved to an unprotected memory
24 portion or memory that is not physically on the video card, the data can be
25 encrypted with an associated encryption key and then moved. Since data can be

1 encrypted as it is transferred, there is no need to cache the entire encrypted image
2 before it is sent.

3 In another embodiment, encrypted data is received onto a video card and
4 placed into an unprotected memory portion. The data can then be decrypted into a
5 protected portion of the memory on the video card. Decrypted data can then be
6 operated upon by the GPU. If the data is to be moved to an unprotected portion of
7 the video card's memory, or, off of the video card in system memory, for example,
8 the data can be re-encrypted.

9 Hence, the various embodiments can protect data by ensuring that any time
10 the data is placed onto a bus that can be the subject of attack (e.g. a PCI bus or
11 AGP bus), the data is encrypted and thus protected.

12 13 **BRIEF DESCRIPTION OF THE DRAWINGS**

14 Fig. 1 is a block diagram that shows various components of an exemplary
15 video or graphics card that is intended for use in a computer system.

16 Fig. 2 is a block diagram of an exemplary computer system that can employ
17 video cards in accordance with the described embodiment.

18 Fig. 3 is a flow diagram that describes steps in a method in accordance with
19 one embodiment.

20 Fig. 4 is a flow diagram that describes steps in a method in accordance with
21 one embodiment.

22 Fig. 5 is a block diagram that shows various components of an exemplary
23 video or graphics in accordance with one embodiment.

24 Fig. 6 is a block diagram that shows various components of the Fig. 5 video
25 card.

Fig. 7 is a flow diagram that describes steps in a method in accordance with one embodiment.

Fig. 8 is a block diagram that is useful in understanding certain aspects of the described embodiments.

Fig. 9 is a flow diagram that describes steps in a method in accordance with one embodiment.

Fig. 10 is a block diagram that shows various components of a video card in accordance with one embodiment.

DETAILED DESCRIPTION

Exemplary Computer System

Fig. 2 illustrates an example of a suitable computing environment 200 on which the system and related methods described below can be implemented.

It is to be appreciated that computing environment 200 is only one example of a suitable computing environment and is not intended to suggest any limitation as to the scope of use or functionality of the media processing system. Neither should the computing environment 200 be interpreted as having any dependency or requirement relating to any one or combination of components illustrated in the exemplary computing environment 200.

The various described embodiments can be operational with numerous other general purpose or special purpose computing system environments or configurations. Examples of well known computing systems, environments, and/or configurations that may be suitable for use with the media processing system include, but are not limited to, personal computers, server computers, thin clients, thick clients, hand-held or laptop devices, multiprocessor systems,

1 microprocessor-based systems, set top boxes, programmable consumer electronics,
2 network PCs, minicomputers, mainframe computers, distributed computing
3 environments that include any of the above systems or devices, and the like.

4 In certain implementations, the system and related methods may well be
5 described in the general context of computer-executable instructions, such as
6 program modules, being executed by a computer. Generally, program modules
7 include routines, programs, objects, components, data structures, etc. that perform
8 particular tasks or implement particular abstract data types. The embodiments can
9 also be practiced in distributed computing environments where tasks are
10 performed by remote processing devices that are linked through a communications
11 network. In a distributed computing environment, program modules may be
12 located in both local and remote computer storage media including memory
13 storage devices.

14 In accordance with the illustrated example embodiment of Fig. 2,
15 computing system 200 is shown comprising one or more processors or processing
16 units 202, a system memory 204, and a bus 206 that couples various system
17 components including the system memory 204 to the processor 202.

18 Bus 206 is intended to represent one or more of any of several types of bus
19 structures, including a memory bus or memory controller, a peripheral bus, an
20 accelerated graphics port, and a processor or local bus using any of a variety of
21 bus architectures. By way of example, and not limitation, such architectures
22 include Industry Standard Architecture (ISA) bus, Micro Channel Architecture
23 (MCA) bus, Enhanced ISA (EISA) bus, Video Electronics Standards Association
24 (VESA) local bus, and Peripheral Component Interconnects (PCI) bus also known
25 as Mezzanine bus.

Computer 200 typically includes a variety of computer readable media. Such media may be any available media that is locally and/or remotely accessible by computer 200, and it includes both volatile and non-volatile media, removable and non-removable media.

In Fig. 2, the system memory 204 includes computer readable media in the form of volatile, such as random access memory (RAM) 210, and/or non-volatile memory, such as read only memory (ROM) 208. A basic input/output system (BIOS) 212, containing the basic routines that help to transfer information between elements within computer 200, such as during start-up, is stored in ROM 208. RAM 210 typically contains data and/or program modules that are immediately accessible to and/or presently be operated on by processing unit(s) 202.

Computer 200 may further include other removable/non-removable, volatile/non-volatile computer storage media. By way of example only, Fig. 2 illustrates a hard disk drive 228 for reading from and writing to a non-removable, non-volatile magnetic media (not shown and typically called a "hard drive"), a magnetic disk drive 230 for reading from and writing to a removable, non-volatile magnetic disk 232 (e.g., a "floppy disk"), and an optical disk drive 234 for reading from or writing to a removable, non-volatile optical disk 236 such as a CD-ROM, DVD-ROM or other optical media. The hard disk drive 228, magnetic disk drive 230, and optical disk drive 234 are each connected to bus 206 by one or more interfaces 226.

The drives and their associated computer-readable media provide nonvolatile storage of computer readable instructions, data structures, program modules, and other data for computer 200. Although the exemplary environment

described herein employs a hard disk 228, a removable magnetic disk 232 and a removable optical disk 236, it should be appreciated by those skilled in the art that other types of computer readable media which can store data that is accessible by a computer, such as magnetic cassettes, flash memory cards, digital video disks, random access memories (RAMs), read only memories (ROM), and the like, may also be used in the exemplary operating environment.

A number of program modules may be stored on the hard disk 228, magnetic disk 232, optical disk 236, ROM 208, or RAM 210, including, by way of example, and not limitation, an operating system 214, one or more application programs 216 (e.g., multimedia application program 224), other program modules 218, and program data 220. A user may enter commands and information into computer 200 through input devices such as keyboard 238 and pointing device 240 (such as a "mouse"). Other input devices may include a audio/video input device(s) 253, a microphone, joystick, game pad, satellite dish, serial port, scanner, or the like (not shown). These and other input devices are connected to the processing unit(s) 202 through input interface(s) 242 that is coupled to bus 206, but may be connected by other interface and bus structures, such as a parallel port, game port, or a universal serial bus (USB).

A monitor 256 or other type of display device is also connected to bus 206 via an interface, such as a video adapter or video/graphics card 244. In addition to the monitor, personal computers typically include other peripheral output devices (not shown), such as speakers and printers, which may be connected through output peripheral interface 246.

Computer 200 may operate in a networked environment using logical connections to one or more remote computers, such as a remote computer 250.

1 Remote computer 250 may include many or all of the elements and features
2 described herein relative to computer.

3 As shown in Fig. 2, computing system 200 is communicatively coupled to
4 remote devices (e.g., remote computer 250) through a local area network (LAN)
5 251 and a general wide area network (WAN) 252. Such networking environments
6 are commonplace in offices, enterprise-wide computer networks, intranets, and the
7 Internet.

8 When used in a LAN networking environment, the computer 200 is
9 connected to LAN 251 through a suitable network interface or adapter 248. When
10 used in a WAN networking environment, the computer 200 typically includes a
11 modem 254 or other means for establishing communications over the WAN 252.
12 The modem 254, which may be internal or external, may be connected to the
13 system bus 206 via the user input interface 242, or other appropriate mechanism.

14 In a networked environment, program modules depicted relative to the
15 personal computer 200, or portions thereof, may be stored in a remote memory
16 storage device. By way of example, and not limitation, Fig. 2 illustrates remote
17 application programs 216 as residing on a memory device of remote computer
18 250. It will be appreciated that the network connections shown and described are
19 exemplary and other means of establishing a communications link between the
20 computers may be used.

21 Overview

22 In the embodiments described below, data that is intended for use by a
23 video card can be encrypted such that anytime the data is provided onto a bus (e.g.
24 the PCI or AGP bus) between the video card and the computer system, the data is
25

1 encrypted. This is advantageous because snooping devices or rogue applications
2 that acquire the bus cannot access the data in its unencrypted form. Thus, when
3 data is moved from the video memory on the video card to the system's memory
4 (e.g. when it is mapped to the system's physical memory) and vice versa, the data
5 is in encrypted form and thus protected.

6 When the encrypted data is transferred from the system's memory to the
7 video card for processing by the graphics processor unit (GPU), it can be
8 decrypted and placed into protected memory on the video card. Thus, the GPU
9 can perform operations on the unencrypted data – which is what the GPU is best
10 suited to do.

11 In the embodiments described below, two specific implementations are
12 described that are directed to protecting data by encrypting it whenever it is to
13 travel on a bus between the video card and the computer system. It is to be
14 appreciated and understood that the specifically described embodiments are but
15 examples only and that variations can be made to the specific implementations
16 without departing from the spirit and scope of the claimed subject matter.

17 Fig. 3 is a flow diagram that describes steps in a method in accordance with
18 one embodiment. This method can be implemented in any suitable hardware,
19 software, firmware or combination thereof. In this particular example, the method
20 describes exemplary processing steps that are performed when data is moved from
21 the video card to the system or system memory.

22 Step 300 provides unencrypted data on the video card. This data is the data
23 that is typically processed by the video card's GPU and is provided in the video
24 card's memory. Step 302 encrypts the unencrypted data on the video card. This
25 step can be implemented in response to a request to transfer the data to the

1 system's memory. For example, the CPU may send an instruction to move the
2 data from the video card to the system's memory. Alternately, the GPU may
3 determine that it does not need the data any longer and therefore initiates a transfer
4 to the system's memory. The data can be encrypted on the video card using any
5 suitable encryption techniques. Step 304 then sends the encrypted data over a bus
6 between the video card and the system. Exemplary buses can be the PCI bus and
7 the AGP bus. Step 306 provides the encrypted data into system memory.

8 In the process described above, the data that moves from the video card to
9 the system's memory is encrypted and thus, any snooping devices or rogue
10 applications that attempt to acquire the bus and steal or copy the data will receive
11 only encrypted data which, to the snooping devices or rogue applications, will be
12 mathematically infeasible to decrypt.

13 Fig. 4 is a flow diagram that describes steps in a method in accordance with
14 one embodiment. This method can be implemented in any suitable hardware,
15 software, firmware or combination thereof. In this particular example, the method
16 describes exemplary processing steps that are performed when data is moved from
17 the system or system memory to the video card.

18 Step 400 provides data in the system memory. Such data is typically data
19 that is utilized by the video card for processing. The data can be provided in the
20 system memory as either encrypted or unencrypted data. Step 402 can encrypt the
21 data (if it is unencrypted in the system memory) and can send the data to a bus
22 between the system memory and the video card. This step can be implemented in
23 response to a desire to process the data on the video card. Step 404 receives the
24 encrypted data on the video card. Step 406 then decrypts the encrypted data on the
25

1 video card and step 408 provides the decrypted data into video memory for
2 processing by the GPU.

3 In the process described above, the data that moves from the system's
4 memory to the video card is encrypted and thus, any snooping devices or rogue
5 applications that attempt to acquire the bus and steal or copy the data will receive
6 only encrypted data which, to the snooping devices or rogue applications, will be
7 mathematically infeasible to decrypt.

8 9 **Exemplary First Video Card Embodiment**

10 Fig. 5 shows an exemplary video (or graphics) card 500 in accordance with
11 one embodiment. Card 500 includes a bus connector 502 that snaps into a port on
12 a typical computer. Video card 500 also includes a monitor connector 504 (e.g. a
13 15-pin plug) that receives a cable that connects to a monitor. Video card 500 can,
14 but need not, include a digital video-out (e.g. DVI) socket 506 that can be used for
15 sending video images to digital displays and the like.

16 Like the video card of Fig. 1, video card 500 comprises a graphics
17 processor unit (GPU) 508, video memory 510, random access memory digital-to-
18 analogue converter (RAMDAC) 512, and driver software which can be included in
19 the Video BIOS 514.

20 GPU 508 is a dedicated graphics processing chip that controls all aspects of
21 resolution, color depth, and all elements associated with rendering images on the
22 monitor screen. The memory controller (sometimes integrated into the GPU)
23 manages the memory on the video card. The computer's central processing unit or
24 CPU (not shown) sends a set of drawing instructions and data, which are
25 interpreted by the graphics card's proprietary driver and executed by the card's

GPU 508. GPU 508 performs such operations as bitmap transfers and painting, window resizing and repositioning, line drawing, font scaling and polygon drawing. The GPU can then write the frame data to the frame buffer (or on-board video memory 510).

The information in the video memory frame buffer is an image of what appears on the screen, stored as a digital bitmap. RAMDAC 512 is utilized to convert the digital bitmap into a form that can be used for rendering on the monitor, as described above.

In addition to these components, in this embodiment, video card 500 comprises a memory controller 516 and a key manager 518. The video card can also include a decryptor 520. These components can be implemented in any suitable hardware, software, firmware or combination thereof.

Memory controller 516 receives encrypted data on the video card and decrypts the data into protected regions or portions of video memory 510. The decrypted data is now in a state in which it can be operated upon by the GPU 508. The memory controller can also be responsible for ensuring that data transfers on the video card are made between protected regions or regions that have a compatible degree of protection. That is, often times during processing of the data on the video card, the GPU 508 will operate on the data in the video memory (for example, by performing a blending operation) and will cause the resultant data to be written to a different video memory location. In this instance, there may be regions of video memory that are not protected or are protected at a different level. In this case, the memory controller can ensure that data transfers within the video card take place in a manner that ensures the protection of the unencrypted data. Examples of how this can be done are described below in more detail.

1 Key manager 518 controls encryption and decryption keys that are used to
2 encrypt and decrypt data on the video card. In one implementation, key manager
3 518 comprises a separate chip. Key manager 518 is communicatively linked with
4 the memory controller and can program the memory controller with the various
5 encryption/decryption keys. Advantageously, communication between the key
6 manager 518 and memory controller 516 takes place through an encrypted,
7 authenticated communication channel thus ensuring that the key manager is the
8 only entity that can program the memory controller.

9 The video card 500 can also include a decryptor 520 that is configured or
10 configurable to decrypt data. For example, in some instances data that is
11 unencrypted on the video card can be written to a memory region that is not
12 protected. For example, such data may be written to a so-called "primary surface"
13 or desk top surface that contains data that is used by the RAMDAC 512 for
14 rendering an image on the monitor. In this case, it can be desirable to protect the
15 unencrypted data so that it is not subject to attack. Accordingly, when the data is
16 moved from a protected memory region to an unprotected memory region, the
17 memory controller 516 can encrypt the data. In this example, the key manager
18 518 keeps track of and knows which keys are associated with the encrypted data in
19 the unprotected memory region. When the encrypted data is to be provided to the
20 RAMDAC 512, the key manager can then instruct the decryptor 520 on which key
21 or keys to use to decrypt the encrypted data. The encrypted data is then provided
22 to the decryptor 520, decrypted and then provided to the RAMDAC 512 for
23 further processing.
24
25

Alternately, the decryptor can be eliminated and the RAMDAC 512 can be configured to perform the decryption functionality. In this case, the key manager 518 can instruct the RAMDAC on which keys to use to effectuate the decryption.

Fig. 6 shows, in accordance with one embodiment, selected components of video card 500 (Fig. 5) in more detail generally at 600. There, memory controller 516 comprises a decryption module 602 that is configured to receive encrypted data from the bus (either the PCI or AGP in this example) and decrypt the data into video memory 510. In addition, a memory protection table 604 and an equivalent decision table 606 are provided.

In this example, memory protection table 604 includes a table portion 604a that contains entries that associate encryption/decryption key pairs with individual portions of the video memory 510. For example, encryption/decryption key pair E_1/D_1 are associated with memory portion 608, encryption/decryption key pair E_2/D_2 are associated with memory portion 610 and so on. When decrypted data in the video memory is to be written to system memory off of the video card, or any other time when the data on the video card is to be provided over the bus (e.g. the PCI or AGP bus), the CPU can cause the data to be encrypted with one of the encryption keys in table portion 604a. The encrypted data can then be placed onto the bus and provided, for example, into the system memory. When the memory controller 516 receives encrypted data from the system memory that has been encrypted, for example, with key E_1 , decryption module 602 can locate the associated decryption key D_1 and decrypt the data into memory portion 608.

There can be a number of protected portions of video memory 510. In the present example, there are four protected portions designated 608-614. Unencrypted data in these protected portions can be processed by the GPU 508

(Fig. 5) in the usual manner. The protected portions of the video memory can be protected by an access control list. For example, memory protection table 604 includes a table portion 604b that can define an access control list for the various portions of video memory. Each portion of the video memory can have defined, in its associated access control list, which entities can access the memory portion. Thus, any attempted accesses by entities other than those contained in each memory portion's access control list will not be permitted by the memory controller.

Notice also that video memory 510 can include portions that are not protected. In this example, portions 616-624 are not protected. Accordingly, there are no encryption/decryption key pairs associated with these memory portions.

Fig. 7 is a flow diagram that describes steps in a method in accordance with one embodiment. The method can be implemented in any suitable hardware, software, firmware or combination thereof. In the illustrated example the method can be implemented, at least in part, with a system such as the one described in connection with Fig. 6.

Step 700 provides one or more keys pairs. Each key pair comprises an encryption key and an associated decryption key. Step 702 associates the key pair(s) with individual portions of video memory. Any suitable way can be utilized to associate the key pairs with the video memory portions. In the example of Fig. 6, a memory protection table is employed having multiple different entries. Individual table entries correspond to a particular key pair, and each table entry is associated with a portion of the video memory.

Step 704 encrypts unencrypted data using an encryption key of a key pair. For example, if unencrypted data in the video memory is to be written to the

1 system memory, the CPU can cause the data to be encrypted with an encryption
2 key that is associated with the video memory portion in which the data resides.
3 Step 706 then sends the encrypted data over the bus to, for example, system
4 memory.

5 Step 708, which follows from step 702, decrypts encrypted data using a
6 decryption key of a key pair. For example, assume that data is encrypted with an
7 encryption key and then provided into the system's memory. If the encrypted data
8 is needed by the GPU, the data can be sent, by the CPU, to the video card. Upon
9 receiving the encrypted data, the memory controller can locate a decryption key
10 that is associated with the encryption key that was used for encrypting the data,
11 and decrypt the data using the decryption key. Step 710 can then provide the data
12 into an associated video memory portion that is associated with the decryption
13 key. In this manner, data can be protected whenever it is to be provided over one
14 or more of the system busses.

15 Equivalent decision table 606 (Fig. 6) is provided and is used by the
16 memory controller 516 to ensure that data transfers within the video card's
17 memory 510 are done in a manner that preserves the data's protection.

18 As an example, consider Fig. 8. Often times when the GPU processes data
19 on the video card, it moves the data from one memory location to another. For
20 example, when the GPU performs a blending operation, it may take data from two
21 different memory portions on the video card, blend the data and then write the
22 resultant blended data to an all together different portion of the video memory.
23 This is diagrammatically indicated by GPU Operation 800. Assume here that the
24 GPU is performing an operation that has two inputs and one output. Each of the
25 inputs corresponds to data that is stored in a protected portion of the video

In this example, protection consistency can be enforced by ascertaining that the keys associated with the memory portions that contained the input data are the same as or equivalent to the key associated with the memory portion that is to hold the output data. Equivalence, in this example, can be determined based on the restrictions associated with the memory portions—that is--is there the same level of protection as between the different memory portions? Keys might not be equivalent if, for example, there are two different programs with two different pieces of content. For example, say that each content is encrypted with a different key and that the programs associated with the keys cannot share content. In this example, the encryption keys are not equivalent.

One way to ascertain the equivalence of keys associated with the various memory portions is to use an equivalent decision table such as table 606. There, the table defines a matrix that contains entries for each of the keys. An “X” in one

of the matrix cells indicates that the keys are equivalent. For example, looking first at key E_1 , this key is equivalent to keys E_1 , E_2 and E_4 . Thus, as shown best in Fig. 6, data can be freely transferred between memory portions 608, 610, and 614. Key E_1 is not, however, equivalent to key E_3 . Thus, data cannot be transferred from memory portion 608 into memory portion 612. In the Fig. 8 example, since the input data comes from memory portions 608 and 610 and the resultant data is to be stored in memory portion 614, equivalency is not an issue and the operation can take place.

Fig. 9 is a flow diagram that describes steps in a method in accordance with one embodiment. The method can be implemented in any suitable hardware, software, firmware or combination thereof. In the illustrated example the method can be implemented, at least in part, with a system such as the one described in connection with Fig. 6.

Step 900 reads data from video memory portions on a video card. This step can be implemented by the GPU. Step 902 records key pairs associated with the video memory portions from which the data was read. This step can be implemented by the memory controller. Step 904 ascertains whether the recorded key pairs are equivalent to a key pair associated with a video memory portion that is to serve as a destination for the output data that results from the operation of the GPU. If the key pairs are equivalent, then step 906 provides the output data into the video memory destination portion. If, on the other hand, the key pairs are not equivalent, then step 908 finds a video memory destination portion that has an equivalent key pair or possibly step 910 outputs blank data to the specified memory destination.

Exemplary Second Video Card Embodiment

Fig. 10 shows an exemplary video (or graphics) card 1000 in accordance with another embodiment. Here, a portion of the figure is designated “Video Card” and a portion of the figure is designated “System”. Such notation is intended to designate those components that reside, respectively, on the video card and the system. The “System” side of the figure includes a CPU 1002 and system memory 1004. Notice also that within the system memory 1004 is data 1006 that is intended for use on the video card 1000.

In this embodiment, data 1006 that resides in the system memory 1004 is unencrypted. CPU 1002 is configured to encrypt the data whenever it is to be sent over the bus to the video card. Such is typically accomplished by a CPU operation known as an “encrypt memory transfer”. Thus, the encrypted data is now placed into an unprotected portion 624 of video memory 510. In this example, the data might be encrypted by the CPU with encryption key E_1 .

Recall that the GPU 508 is configured to process unencrypted data. Accordingly, when the GPU 508 desires to process encrypted data in the unprotected portion of the video memory 510, the data should be decrypted. In this embodiment, GPU 508 contains decryption functionality which is represented in the figure by decryption module 602. Key manager 518 is communicatively linked with the GPU 508 and can program the GPU with the appropriate decryption keys. Of course, communication between the key manager and the GPU can take place via an authenticated link.

Accordingly, when the GPU wishes to operate upon encrypted data 1006 in the video memory, it can access the encrypted data and decrypt it into a protected portion of the video memory—here protected portion 614. The decryption can

1 take place via an operation known as a “decrypt memory transfer”. Now that this
2 and other data is in protected portions of the video memory, the GPU can freely
3 operate upon it in the usual manner.

4 In this embodiment, memory controller 516 can enforce memory protection
5 by controlling access to the protected portions of the video memory via an access
6 control list (not specifically shown). Thus, any time an entity such as the GPU
7 508 (or portions thereof) wishes to access the protected video memory portions, it
8 will gain access via the memory controller 516. The access control list can
9 describe what kind of protection the data has and which entities can access it. For
10 example, the access control list can define which portions of the GPU can access
11 the protected memory and one or more applications that “own” the protected
12 memory and thus have access.

13 Now, when the data in the protected portions of the video memory is to be
14 moved to an unprotected portion of the video memory, it can be encrypted. For
15 example, assume that the data in memory portion 614 is to be moved to
16 unprotected memory portion 620 (which, in this example, corresponds to the desk
17 top surface that is to be processed by the RAMDAC for rendering). The GPU 508
18 can access the protected memory portion via the memory controller 516 and
19 perform an encryption memory transfer operation to encrypt the data into the
20 memory portion 620. When the encrypted data is to be provided to the RAMDAC
21 for processing, the key manager 518 can communicate with decryptor 520 and
22 provide the decryptor with the appropriate decryption key for decrypting the
23 encrypted data in the memory portion 620. After decrypting the data, the
24 decryptor 520 can provide the data to the RAMDAC for processing in the usual
25 manner.

209740-01-0001

1 Notice also that memory controller 516 also comprises an equivalent
2 decision table (not specifically designated). This table is similar, in concept, to the
3 table discussed in connection with Figs. 6 and 8. Here, however, the table is used
4 to ensure that the access control lists that are associated with each of the memory
5 portions of the video memory 510 are equivalent when data is to be transferred
6 therebetween. For example, assume that data in memory portion 614 is to be
7 transferred to memory portion 620. Accordingly, in this example, the memory
8 controller 516 checks to ensure that the access control list associated with memory
9 portion 614 is equivalent to the access control list associated with memory portion
10 620. If so, the data transfer is performed.

11 12 **Conclusion**

13 The various embodiments described above can ensure that data that is
14 intended for use by a video card can be encrypted such that anytime the data is
15 provided onto a bus (e.g. the PCI or AGP bus) between the video card and the
16 computer system, the data is encrypted. Thus, snooping devices or rogue
17 applications that acquire the bus cannot access the data and thus steal the data in
18 its unencrypted form. Accordingly, another level of protected can be provided for
19 content that is to be processed by the system's video card.

20 Although the invention has been described in language specific to structural
21 features and/or methodological steps, it is to be understood that the invention
22 defined in the appended claims is not necessarily limited to the specific features or
23 steps described. Rather, the specific features and steps are disclosed as preferred
24 forms of implementing the claimed invention.

25